



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/783,789

02/20/2004

Leon Zheng

174/294

7188

36981 7590 07/27/2009

ROPES & GRAY LLP
PATENT DOCKETING 39/361
1211 AVENUE OF THE AMERICAS
NEW YORK, NY 10036-8704

EXAMINER

DO, CHAT C

ART UNIT

PAPER NUMBER

2193

MAIL DATE

DELIVERY MODE

07/27/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/783,789	Applicant(s) ZHENG ET AL.	
	Examiner Chat C. Do	Art Unit 2193	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 June 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This communication is responsive to Amendment filed 06/16/2009.
2. Claims 1-10 are pending in this application. Claims 1 and 8 are independent claims. In Amendment, claims 11-24 are cancelled. This Office Action is made final.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Owen et al. (U.S. 4,876,660) in view of Simkins et al. (U.S. 2005/0144215 A1).

Re claim 1, Owen et al. disclose in Figure 6A a method for initializing or zeroing an accumulator value (e.g. abstract and Figure 6A) comprising: routing a first pair of input signals (e.g. XA and YA) and a second pair of input signals (e.g. XB and YB) to circuitry that is concentrated in a particular area of a programmable logic resource (e.g. programmable logic 10 in Figure 6A); applying a multiply operation to the second pair of input signals using the circuitry (e.g. first stage with XB*YB as output of multiplier 30); applying a feedback output to the circuitry (e.g. through mux 56), wherein the feedback output is initially set to zero (e.g. as 0 feeding-in); concatenating the first pair of input signals (e.g. input into mux 32 of Figure 6A with the concatenating XB and YB); and

Art Unit: 2193

applying an accumulate operation on a result of the multiply operation with a result of the concatenating (e.g. last stage of adder 34 in Figure 6A) the feedback output (e.g. the feedbacks as accumulation to the adder 34 is capable of adding previous results once the inputs are ready in Figure 6A); and storing a result of the accumulate operation for use as an initialized or zeroed accumulator value (e.g. component 40 or 42 in Figure 6A; Figure 3 and table 4).

Owen et al. fail to disclose the step of concatenating the feedback output onto the end of the concatenated first pair of input signals. However, Simkins et al. disclose in several Figures, particularly Figures 3C and 14, the step of concatenating the feedback output onto the end of the concatenated first pair of input signals (e.g. paragraphs [0121-0122 and 0217] wherein the zero feedback values are inserted/concatenated into the A:B in order to make the signal 48 bits instead of 36 bits to yield correct result).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add the step of concatenating the feedback output onto the end of the concatenated first pair of input signals as clearly seen in Simkins et al.'s invention into the Owen et al.'s invention because it would enable to produce correct result of mathematical operation (e.g. paragraph [0217]).

Re claim 2, Owen et al. further disclose in Figure 6A setting the first pair of input signals to zero (e.g. by inserting 0 input into mux 32).

Re claim 3, Owen et al. further disclose in Figure 6A applying the accumulate operation comprises one of: adding the result of the multiply operation to the result of the

concatenating; and subtracting the result of the multiply operation from the result of the concatenating (e.g. by adder 34 with right side is the result concatenated and the left side is the feedback as the result of multiplication).

Re claim 4, Owen et al. further disclose in Figure 6A setting the first pair of input signals to values that when concatenated in a predetermined order, comprises a first predetermined number of most significant bits of an initialization value (e.g. 32-bits); and setting the second pair of input signals to values such that the result of the multiply operation comprises a second predetermined number of least significant bits of the initialization value (e.g. both of which can be set to a predetermined number which is zero as feed into mux 32).

Re claim 5, Owen et al. further disclose in Figure 6A the first predetermined number and the second predetermined number comprise the initialization value (e.g. initial zero feed into mux 32).

Re claim 6, Owen et al. further disclose in Figure 6A the feedback output has a number of bits equal to the second predetermined number (e.g. 32-bits).

Re claim 7, Owen et al. further disclose in Figure 6A applying the accumulate operation comprises adding the result of the multiply operation to the result of the concatenating (e.g. the first stage is concatenated of XA and YA ; and the second stage is multiplication of $XB*YB$ as reversed).

Re claim 8, Owen et al. disclose in Figure 6A a method for initializing or zeroing an accumulator value (e.g. abstract and Figure 6A) comprising: routing a pair of input

Art Unit: 2193

signals (e.g. X and Y in registers 14 and 16) to circuitry that is concentrated in a particular area of a programmable logic resource (e.g. programmable logic 10 in Figure 6A); applying a multiply operation to the pair of input signals using the circuitry (e.g. by multiplier 30); clearing a register in the circuitry based on at least one dedicated configuration bit that is set (e.g. setting 0 input into muxes 32 and 56); applying a feedback output to the circuitry (e.g. through mux 56), wherein the feedback output is initially set to zero (e.g. selecting 0 as input to mux 56); and applying an accumulate operation on a result of the multiply operation with a result of the concatenating (e.g. last stage of adder 34 in Figure 6A) the feedback output (e.g. the feedbacks as accumulation to the adder 34 is capable of adding previous results once the inputs are ready in Figure 6A); and storing a result of the accumulate operation for use as an initialized or zeroed accumulator value (e.g. component 40 or 42 in Figure 6A; Figure 3 and table 4).

Owen et al. fail to disclose the step of concatenating the feedback output onto the end of the contents of the register. However, Simkins et al. disclose in several Figures, particularly Figures 3C and 14, the step of concatenating the feedback output onto the end of the contents of the register (e.g. paragraphs [0121-0122 and 0217] wherein the zero feedback values are inserted/concatenated into the A:B in order to make the signal 48 bits instead of 36 bits to yield correct result).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add the step of concatenating the feedback output onto the end of the contents of the register as clearly seen in Simkins et al.'s invention

Art Unit: 2193

into the Owen et al.'s invention because it would enable to produce correct result of mathematical operation (e.g. paragraph [0217]).

Re claim 9, Owen et al. further disclose in Figure 6A the dedicated configuration bit is set by user input (e.g. all the control signals in Figure 6A for controlling the muxes).

Re claim 10, it has similar limitations cited in claim 3. Thus, claim 10 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

Response to Arguments

5. Applicant's arguments filed 06/16/2009 have been fully considered but they are not persuasive.

a. The applicant argues in pages 4-6 for claims 1 and 8 that the cited references fails to disclose the limitation "concatenate a feedback output onto the end of the concatenated first pair of input signals or onto the end of the contents of a register" as cited in claims 1 and 8 since nowhere within the cited references discloses the feature and also paragraph [0217] discloses differently compare to the claimed limitations.

The examiner respectfully believes that combination of references reasonably and logically discloses the claimed limitation above, particularly the secondary reference by Simkins et al.. There is no double, within either individual or combined references, about concatenated the feedback signal (e.g. as initially zero signal) to the concatenated of the first pair of input signal (e.g. as seen in both references). The only pending unclear issue between the invention is whether the

Art Unit: 2193

initialized zero signal, as the feedback signal, is attached/cascaded/concatenated to the end of the concatenated first pair input signal. This unclear issue is reasonably seen within both references, particularly the secondary reference, wherein paragraphs [0122 and 0217] along with some tables within the reference provide some hint/concept for placing the zero signal at the end of the concatenated first input pair for the following reason: (1) the applicant does not clearly identify why and how the provided paragraphs cannot reasonably disclose the limitations of placing the zero signal at the end of the concatenated first input pair; (2) even though the references do not disclose the exact claimed language, as they do not require to, but they do provide similar context of placing the zero signal at the end of the concatenated first input pair; (3) reason for inserting/concatenating zeros at the end of concatenated first pair signals 'cause it would shift the concatenated first pair signals to the upper level words for adding with the product later in order to produce proper result.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Art Unit: 2193

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHAT C. DO whose telephone number is (571)272-3721. The examiner can normally be reached on Tue-Fri 9:00AM to 7:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lewis Bullock can be reached on (571) 272-3759. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Chat C. Do/
Primary Examiner, Art Unit 2193

July 23, 2009